doi: 10.4304//jsw.4.10.1069-1075
Design and program multi-processor platform for high-performance embedded processing
Abstract—Modern embedded markets call for high density computing ability, making it is difficult to use just one microprocessor to meet function requirements of highperformance embedded systems. Multiple processors, including general-purpose embedded microprocessors, digital signal processors (DSPs), ASICs and FPGA hardware accelerators, are often used in these embedded systems. Not all processors in an embedded device have the same characteristics and they are asymmetric. Heterogeneous multiprocessors bring forward difficulties in both hardware and software designs. The paper addresses the issues of supporting parallelization in asymmetric multiprocessor (AMP) environment from both hardware and software sides, including cache coherence, semaphore and embedded software programming.
Index Terms—Asymmetric multi-processor, Symmetric multi-processor, Cache coherence, Parallelism programming, Program model
Cite: Yijun Liu, Zhenkun Li, "Design and program multi-processor platform for high-performance embedded processing," Journal of Software vol. 4, no. 10, pp. 1069-1075, 2009.
General Information
ISSN: 1796-217X (Online)
Abbreviated Title: J. Softw.
Frequency: Quarterly
APC: 500USD
DOI: 10.17706/JSW
Editor-in-Chief: Prof. Antanas Verikas
Executive Editor: Ms. Cecilia Xie
Abstracting/ Indexing: DBLP, EBSCO,
CNKI, Google Scholar, ProQuest,
INSPEC(IET), ULRICH's Periodicals
Directory, WorldCat, etcE-mail: jsweditorialoffice@gmail.com
-
Jun 12, 2024 News!
Vol 19, No 2 has been published with online version [Click]
-
Jan 04, 2024 News!
JSW will adopt Article-by-Article Work Flow
-
Apr 01, 2024 News!
Vol 14, No 4- Vol 14, No 12 has been indexed by IET-(Inspec) [Click]
-
Apr 01, 2024 News!
Papers published in JSW Vol 18, No 1- Vol 18, No 6 have been indexed by DBLP [Click]
-
Mar 01, 2024 News!
Vol 19, No 1 has been published with online version [Click]