College of Computer Science, University of Defense Technology, Changsha, P.R.China

---

Abstract—Coarse-grained reconfigurable architectures (CGRA) provide flexible and efficient solution for data-intensive applications. Loop kernels of these applications always consume much execution time of the whole program. However, mapping loop kernels onto CGRA is still hard to meet performance/cost constraints. This paper proposes a novel approach for automatically mapping loop kernels onto CGRA with loop selfpipelining to optimize data-intensive applications. The problem formulation is shown first. Then we present the resource sharing and pipelining of lspCGRA, together with its template standard. Further, a loop kernel pipelining mapping is proposed. The conclusions show that our approach gains less resource occupation by 16.3% and more throughputs by 169.1% than previous advanced SPKM.

Index Terms—Reconfigurable computing, loop self-pipelining, data-intensive application, design decision

[PDF]

Cite: Dawei Wang, Sikun Li, and Yong Dou, "Loop Kernel Pipelining Mapping onto Coarse- Grained Reconfigurable Architecture for Data- Intensive Applications," Journal of Software vol. 4, no. 1, pp. 81-89, 2009.