Volume 10 Number 2 (Feb. 2015)
Home > Archive > 2015 > Volume 10 Number 2 (Feb. 2015) >
JSW 2015 Vol.10(2): 142-161 ISSN: 1796-217X
doi: 10.17706/jsw.10.2.142-161

Command-Triggered Microcode Execution for Distributed Shared Memory Based Multi-Core Network-on-Chips

Xiaowen Chen1, Zhonghai Lu2, Axel Jantsch3, Shuming Chen1, Yang Guo1, Shenggang Chen1, Hu Chen1, Man Liao1
1College of Computer, National University of Defense Technology, 410073, Changsha, Hunan, China.
2Department of Electronic Systems, KTH-Royal Institute of Technology, 16440 Kista, Stockholm, Sweden.
3Institute of Computer Technology, Vienna University of Technology, 1040 Vienna, Austria.

Abstract—Technology advance enables integration of a lot of resources on multi-core Network-on-Chips (NoCs). In such complex system, memories are preferably distributed and supporting Distributed Shared Memory (DSM) is essential for the sake of re-using huge amount of legacy code and easy programming. Besides, the design complexity of multi-core NoCs results in long time-to-market and high cost. Motivated by these two considerations, we propose a hardware/software co-design, called “command-triggered microcode execution”. It guides a Dual Microcode Controller (DMC) to look for a flexible DSM support under multi-core NoCs. This paper describes hardware/software co-operation, command type, work model, work flow and microprogramming development flow in our proposed hardware/software co-design. Microcodes of basic DSM functions are implemented and their performance evaluations are discussed. Experimental results show that, when the system size is scaled up, the delay overhead incurred by the DMC may become less significant in comparison to the network delay. In this way, the delay efficiency of our hardware/software co-design is close to that of hardware solutions on average but our co-design still has all the flexibility of software solutions.

Index Terms—Command, microcode, microprogramming, hardware/software co-design, distributed shared memory, multi-core network-on-chips.


Cite: Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming Chen, Yang Guo, Shenggang Chen, Hu Chen, Man Liao, "Command-Triggered Microcode Execution for Distributed Shared Memory Based Multi-Core Network-on-Chips," Journal of Software vol. 10, no. 2, pp. 142-161, 2015.

General Information

ISSN: 1796-217X (Online)
Frequency:  Bimonthly (Since 2020)
Editor-in-Chief: Prof. Antanas Verikas
Executive Editor: Ms. Yoyo Y. Zhou
Abstracting/ Indexing: DBLP, EBSCO, Google Scholar, ProQuest, INSPEC(IET), ULRICH's Periodicals Directory, WorldCat, etc
E-mail: jsw@iap.org
  • Apr 26, 2021 News!

    Vol 14, No 4- Vol 14, No 12 has been indexed by IET-(Inspec)     [Click]

  • Jun 22, 2020 News!

    Papers published in JSW Vol 14, No 1- Vol 15 No 4 have been indexed by DBLP     [Click]

  • Sep 13, 2021 News!

    The papers published in Vol 16, No 6 have all received dois from Crossref    [Click]

  • Jan 28, 2021 News!

    [CFP] 2021 the annual meeting of JSW Editorial Board, ICCSM 2021, will be held in Rome, Italy, July 21-23, 2021   [Click]

  • Sep 13, 2021 News!

    Vol 16, No 6 has been published with online version     [Click]